AMD A12-9800 RADEON R7 12 COMPUTE CORES 4C

The AMD A12-9800 RADEON R7 12 COMPUTE CORES 4C is a 2 core and 4 thread processor configuration with 3.8GHz clock speed. The AMD A12-9800 RADEON R7 12 COMPUTE CORES 4C is a "Excavator" processor. Some of the prominent capabilities of the processor include SSE 4.2 + AVX + AVX2 + AES + AMD SVM + FMA + FMA4 + FSGSBASE + BMI2. This processor has been found on OpenBenchmarking.org since Q3'2017 and found in approximately 7 results on OpenBenchmarking.org.

Compare The AMD A12-9800 RADEON R7 12 COMPUTE CORES 4C Against Other CPUs.

To find individual public OpenBenchmarking.org results matching this component, use the integrated Google site search page.


processor	: 0
vendor_id	: AuthenticAMD
cpu family	: 21
model		: 101
model name	: AMD A12-9800 RADEON R7, 12 COMPUTE CORES 4C+8G
stepping	: 1
microcode	: 0x600611a
cpu MHz		: 3991.847
cache size	: 1024 KB
physical id	: 0
siblings	: 4
core id		: 0
cpu cores	: 2
apicid		: 16
initial apicid	: 0
fpu		: yes
fpu_exception	: yes
cpuid level	: 13
wp		: yes
flags		: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush mmx fxsr sse sse2 ht syscall nx mmxext fxsr_opt pdpe1gb rdtscp lm constant_tsc rep_good acc_power nopl nonstop_tsc cpuid extd_apicid aperfmperf pni pclmulqdq monitor ssse3 fma cx16 sse4_1 sse4_2 movbe popcnt aes xsave avx f16c lahf_lm cmp_legacy svm extapic cr8_legacy abm sse4a misalignsse 3dnowprefetch osvw ibs xop skinit wdt lwp fma4 tce nodeid_msr tbm topoext perfctr_core perfctr_nb bpext ptsc mwaitx cpb hw_pstate pti ssbd ibpb vmmcall fsgsbase bmi1 avx2 smep bmi2 xsaveopt arat npt lbrv svm_lock nrip_save tsc_scale vmcb_clean flushbyasid decodeassists pausefilter pfthreshold avic vgif overflow_recov
bugs		: fxsave_leak sysret_ss_attrs null_seg spectre_v1 spectre_v2 spec_store_bypass retbleed
bogomips	: 7588.77
TLB size	: 1536 4K pages
clflush size	: 64
cache_alignment	: 64
address sizes	: 48 bits physical, 48 bits virtual
power management: ts ttp tm 100mhzsteps hwpstate cpb eff_freq_ro acc_power [13]
Architektura:                x86_64
Tryb(y) pracy CPU:           32-bit, 64-bit
Rozmiary adresów:            48 bits physical, 48 bits virtual
Kolejność bajtów:            Little Endian
CPU:                         4
Lista aktywnych CPU:         0-3
ID producenta:               AuthenticAMD
Nazwa modelu:                AMD A12-9800 RADEON R7, 12 COMPUTE CORES 4C+8G
Rodzina CPU:                 21
Model:                       101
Wątków na rdzeń:             2
Rdzeni na gniazdo:           2
Gniazd:                      1
Wersja:                      1
Zwiększenie częstotliwości:  włączone
Skalowanie MHz CPU:          105%
CPU max MHz:                 3800,0000
CPU min MHz:                 1400,0000
BogoMIPS:                    7588.77
Flagi:                       fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush mmx fxsr sse sse2 ht syscall nx mmxext fxsr_opt pdpe1gb rdtscp lm constant_tsc rep_good acc_power nopl nonstop_tsc cpuid extd_apicid aperfmperf pni pclmulqdq monitor ssse3 fma cx16 sse4_1 sse4_2 movbe popcnt aes xsave avx f16c lahf_lm cmp_legacy svm extapic cr8_legacy abm sse4a misalignsse 3dnowprefetch osvw ibs xop skinit wdt lwp fma4 tce nodeid_msr tbm topoext perfctr_core perfctr_nb bpext ptsc mwaitx cpb hw_pstate pti ssbd ibpb vmmcall fsgsbase bmi1 avx2 smep bmi2 xsaveopt arat npt lbrv svm_lock nrip_save tsc_scale vmcb_clean flushbyasid decodeassists pausefilter pfthreshold avic vgif overflow_recov
Wirtualizacja:               AMD-V
Cache L1d:                   128 KiB (4 instancje)
Cache L1i:                   192 KiB (2 instancje)
Cache L2:                    2 MiB (2 instancje)
Węzłów NUMA:                 1
Procesory węzła NUMA 0:      0-3
Podatność Itlb multihit:     Not affected
Podatność L1tf:              Not affected
Podatność Mds:               Not affected
Podatność Meltdown:          Not affected
Podatność Mmio stale data:   Not affected
Podatność Retbleed:          Mitigation; untrained return thunk; SMT vulnerable
Podatność Spec store bypass: Mitigation; Speculative Store Bypass disabled via prctl
Podatność Spectre v1:        Mitigation; usercopy/swapgs barriers and __user pointer sanitization
Podatność Spectre v2:        Mitigation; Retpolines, IBPB conditional, STIBP disabled, RSB filling
Podatność Srbds:             Not affected
Podatność Tsx async abort:   Not affected